Abstract: This paper presents a simple and optimized device layout developed by using diffusion rounding effect for better electrical behavior of transistors. TCAD analysis shows that diffusion rounding at the transistor source side can provide increased I on with decreased I off because of the edge effect. The proposed diffusion-rounded CMOS shows as much as 10% improvement in the on-current (driving) and the off-current (leakage) is saved up to 10%. The inverter layout shows that proposed method requires less than a 4% cell area increase for the same driving strength of original cells.
Introduction
As semiconductor industries move to aggressive scaling to reduce the area and dynamic power consumption, the channel length has become as short as a few nanometers [1] . Thus imperfect patterning becomes significant not only in the poly gate channel shape but also in the diffusion profile. Many researches have been conducted to model and analyze the transistors' profile in terms of driving current (I on ) and leakage current (I off ) for post-lithographic simulations [2, 3, 4, 5] . In this paper, we propose a novel layout approach to achieve a better driving capability and better leakage property by using imperfect diffusion rounding patterning. TCAD simulations and analysis have shown that I on and I off characteristics behave differently depending on whether diffusion rounding occurs at the source side or at the drain side of the transistor. Both I on and I off properties become positive when the diffusion rounding happens at the source side. Therefore, the optimized layout for simultaneous device performance is boosted, and leakage power saving is made possible. In this paper, we propose a diffusion-rounded CMOS layout to exploit this positive effect of diffusion rounding at the transistor source side. The paper is organized as follows; Section 2 explains electrical properties of diffusion rounding effect in detail, Section 3 investigates the proposed diffusion-rounded CMOS in delay and standby power. Section 4 analyzes several logic families to validate how much benefit we can achieve by employing the proposed diffusion-rounded CMOS. In Section 5, the layout issue of the proposed method is presented, and conclusions are drawn in the final section.
Diffusion rounding effect
A few attempts have been made to model the impact of diffusion rounding in the MOSFET. In [2] the authors proposed a simple model to capture the electrical effects by diffusion rounding in the NMOS and PMOS. It used effective width change by diffusion rounding for I on and effective channel length change for I off . Another work [4] proposed an analytical approach to calculate effective V th , channel length and device width by diffusion rounding. Both papers indicated that diffusion rounding has different effects on the transistors' electrical characteristics depending on the location of the rounding (either source side or drain side). To quantify the benefit of diffusion rounding in the electrical characteristics of transistors, TCAD simulations of 45 nm bulk CMOS are conducted. The parameters of nominal devices are calibrated to match the 45 nm predictive models [7] . Table I lists the I on and I off comparison between nominal devices and diffusion-rounded devices. The source side diffusion rounding shows better property both in I on and I off . In other words, the driving current increases and the leakage current decreases at the same time when the source side diffusion shape rounded. Therefore, we can generate an optimized layout to achieve better I on /I off characteristics by shaping the rounding in the source side. In the conventional CMOS layout, the source side active area is connected to the power supply; VDD for PMOS and GND for NMOS. And the diffusion rounding size depends not only on the manufacturing process but also on the layout rules such as the gate channel line end extension (LEE) and distance between the gate poly and the active area bending. In the gpdk45 nm [6] layout, the design rule of the minimum distance from the poly edge to the diffusion is 50 nm. And the width of the active area (either source or drain) is 140 nm. Therefore, 90 nm width and 45 nm height bending shape to form diffusion rounding can be easily applied.
Electrical properties of diffusion-rounded MOSFET
To introduce diffusion rounding in the source side to improve both I on and I off , a 45 nm active area protrusion is chosen at both sides of the source area. The Sentaurus TCAD setup of NMOS/PMOS is calibrated to the SPICE I on /I off data in 45 nm BPTM [8] . After calibration, the diffusion-rounded NMOS and PMOS are generated by using analytical models which are proposed in [4] . We applied the models by changing width of the transistors for I on and I off to include the diffusion rounding effects. Figure 2 shows the proposed layout for NMOS. As can be seen in Table I in Section 2, a 45 nm diffusion rounding at the source side can increase 10% of driving current (I on ), saving up to 10% leakage current (I off ).
These observations led us to conclude that having diffusion rounding at the source side improves both I on and I off characteristics of the transistors. The effective channel width for the diffusion-rounded device is longer than that of the original device. Therefore, the driving current of the diffusionrounded transistors is greater than that of the original, non-diffusion-rounded transistors [2, 4] . The V th of the device is not uniform along the channel width, but the V th at the edge of the device is much smaller than that at the center [2] . The effective channel length at the edge of the device is longer for a diffusion-rounded device than that of the original device without diffusion rounding. Therefore, the diffusion-rounded CMOS shows less I off than the original nominal devices. E-field and current density analysis of TCAD also indicate reduced I off and increased I on when we form rounding shape at the source side of the transistors. So we can conclude that source side diffusion rounding provides higher driving current due the effective channel increment at the same time lower leakage current due to the reduced edge effect and e-field.
Simulations results
Using the analytical diffusion rounding models proposed in [4] , we generate the diffusion-rounded NMOS and PMOS by changing effective V th , effective width, and channel length. And hspice simulations are conducted for several CMOS logic gates such as the inverter, NAND2, and NOR2 to measure the benefits of diffusion rounding. To investigate circuit level implication of diffusion rounding benefits, the 101 stage ring oscillators and FO4 delay metrics are used. Figure 1 shows the inverter propagation delay result of original CMOS and diffusion-rounded CMOS. The diffusion-rounded CMOS inverter represents up to 13% speed up greater than the original CMOS inverter with 50 fF load capacitance. Power simulation shows that the leakage power of the original CMOS is 142 nW and that of the diffusion-rounded CMOS is 127 nW, which is nearly 10% smaller than the original CMOS inverter leakage power.
Layout perspective
To form diffusion-rounded transistors for PMOS and NMOS, the active area layout and thus mask design are modified and the overall cell layout is increased to meet the design rules. Several gate layouts (i.e., INV, NAND2, NOR2) are generated and compared to assess the layout tradeoff by improving electrical property in diffusion-rounded CMOS. The cadence generic 45 nm design package and the layout rules are used for the layouts [6] . and the proposed diffusion rounded one and (b) represents the printed images with OPC in Calibre Workbench [9] simulations. We used the minimum space for all the layers in the GPDK45 nm design rule [6] . The minimum distance between the poly edge and the diffusion is 50 nm. The 90 nm width and 45 nm height bending shape is inserted to form the rounding at the source side diffusion. As shown in Figure 2 -(b), the rounding shape at the source side appears with the 193 nm wavelength optical lithography. The cell height increases from 1.07 µm to 1.19 µm, which is about 11% in the diffusion-rounded CMOS layout, but we have a better driving strength in the diffusion-rounded CMOS. Therefore, we can match the same driving strength by using a smaller channel width in the diffusion-rounded CMOS gates. For the same driving strength, the diffusion-rounded CMOS cell height increases only 50 nm that results in less than a 4% cell area increase compared to the conventional CMOS. In addition, as the gate width increases and the logic gates become complicated, the area penalty to form the diffusion rounding shape in the source sides will be minimal. As the minimum feature size of the chip becomes small, the cost for mask generation increases to apply intensive RET techniques including OPC. Thus the complexity and controllability of the proposed design layout might be worse. However, we can apply the proposed diffusion-rounded logics in minimal area where we require either faster transistors to improve overall speed and/or less leaky gates to reduce standby power for specific blocks.
Conclusion
In this paper, we propose a simple layout method to boost the driving strength of logic gates and also to save the leakage power with a minimal area overhead. The proposed method provides up to 13% speed up and also saves up to 10% leakage current in an inverter simulation by exploiting the diffusion rounding phenomena in the transistors. The layout of the diffusionrounded CMOS shows a minimal impact in the cell area compared to the original compact layout. To verify the feasibility and benefit of the diffusion rounding effect on the real wafer, further research and simulations are necessary on the layouts of transistors with different diffusion rounding size and locations.
